see Figure 1 by Product Profile
 
1. Product profile
1.1 General description
Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic 
package using TrenchMOS technology. This product is designed and qualified for use in 
industrial and communications applications.
1.2 Features and benefits
 High efficiency due to low switching 
and conduction losses
 Suitable for logic level gate drive 
sources
1.3 Applications
 Class-D amplifiers
 DC-to-DC converter
 Motor control
 Server power supplies
1.4 Quick reference data
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Table 1. Quick reference data
Symbol Parameter Conditions Min Typ Max Unit
VDS drain-source voltage Tj ≥ 25 °C; Tj ≤ 1 7 5 ° C --3 0 V
ID drain current Tmb =2 5° C ;  V GS =1 0V ;
see Figure 1
--7 6 A
Ptot total power 
dissipation
Tmb = 25 °C; see Figure 2 --5 1 W
Tj junction temperature -55 - 175 °C
Static characteristics
RDSon drain-source on-state 
resistance
VGS =1 0V ;  I D =1 5A ;  
Tj =2 5° C
-4 . 9 2 7 m Ω
Dynamic characteristics
QGD gate-drain charge VGS =4 . 5V ;  I D =1 0A ;  
VDS =1 2V ;  s e e  Figure 14;
see Figure 15
-2 . 9 -n C
QG(tot) total gate charge - 10 - nC
Avalanche ruggedness
EDS(AL)S non-repetitive 
drain-source 
avalanche energy
VGS =1 0V ;  T j(init) =2 5° C ;  
ID =6 5A ;  V sup ≤ 30 V; 
RGS =5 0Ω; unclamped
--2 1 m JPSMN7R0-30YL All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 04 — 9 March 2011 2 of 14
NXP Semiconductors PSMN7R0-30YL
N-channel 30 V 7 mΩ logic level MOSFET in LFPAK
2. Pinning information
 
3. Ordering information
 
4. Limiting values
 
 
Table 2. Pinning information
Pin Symbol Description Simplified outline Graphic symbol
1Ss o u r c e
SOT669 (LFPAK)
2Ss o u r c e
3Ss o u r c e
4 G gate
mb D mounting base; connected to 
drain
mb
1234
S
D
G
mbb076
Table 3. Ordering information
Type number Package
Name Description Version
PSMN7R0-30YL LFPAK plastic single-ended surface-mounted package (LFPAK); 4 leads SOT669
Table 4. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol Parameter Conditions Min Max Unit
VDS drain-source voltage Tj ≥ 25 °C; Tj ≤ 175 °C - 30 V
VDSM peak drain-source voltage tp ≤ 25 ns; f ≤ 500 kHz; EDS(AL) ≤ 90 nJ; 
pulsed
-3 5 V
VDGR drain-gate voltage Tj ≥ 25 °C; Tj ≤ 175 °C; RGS =2 0k Ω -3 0 V
VGS gate-source voltage -20 20 V
ID drain current VGS =1 0V ;  T mb = 100 °C; see Figure 1 -5 3 A
VGS =1 0V ;  T mb =2 5° C ;  s e e  Figure 1 -7 6 A
IDM peak drain current pulsed; tp ≤ 10 µs; Tmb =2 5° C ;
see Figure 3
- 260 A
Ptot total power dissipation Tmb =2 5° C ;  s e e  Figure 2 -5 1 W
Tstg storage temperature -55 175 °C
Tj junction temperature -55 175 °C
Source-drain diode
IS source current Tmb =2 5° C - 6 5 A
ISM peak source current pulsed; tp ≤ 10 µs; Tmb = 25 °C - 260 A
Avalanche ruggedness
EDS(AL)S non-repetitive drain-source 
avalanche energy
VGS =1 0V ;  T j(init) =2 5° C ;  I D =6 5A ;  
Vsup ≤ 30 V; RGS =5 0Ω; unclamped
-2 1 m JPSMN7R0-30YL All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
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Fig 1. Continuous drain current as a function of 
mounting base temperature
Fig 2. Normalized total power dissipation as a 
function of mounting base temperature
Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage
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5. Thermal characteristics
 
 
Table 5. Thermal characteristics
Symbol Parameter Conditions Min Typ Max Unit
Rth(j-mb) thermal resistance from 
junction to mounting base
see Figure 4 - 1.4 2.45 K/W
Fig 4. Transient thermal impedance from junction to mounting base as a function of pulse duration
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6. Characteristics
 
Table 6. Characteristics
Tested to JEDEC standards where applicable. 
Symbol Parameter Conditions Min Typ Max Unit
Static characteristics
V(BR)DSS drain-source 
breakdown voltage
ID =2 5 0µ A ;  V GS =0V ;  T j = 2 5 ° C 3 0 --V
ID =2 5 0µ A ;  V GS =0V ;  T j = -55 °C 27 - - V
VGS(th) gate-source threshold 
voltage
ID =1m A ;  V DS =V GS; Tj =2 5° C ;  
see Figure 11; see Figure 12
1.3 1.7 2.15 V
ID =1m A ;  V DS =V GS; Tj = 150 °C;
see Figure 12
0.65 - - V
ID =1m A ;  V DS =V GS; Tj =- 5 5° C ;
see Figure 12
--2 . 4 5 V
IDSS drain leakage current VDS =3 0V ;  V GS =0V ;  T j = 2 5 ° C --1 µ A
VDS =3 0V ;  V GS =0V ;  T j = 150 °C - - 100 µA
IGSS gate leakage current VGS =1 6V ;  V DS =0V ;  T j = 25 °C - - 100 nA
VGS =- 1 6V ;  V DS =0V ;  T j = 25 °C - - 100 nA
RDSon drain-source on-state 
resistance
VGS =4 . 5V ;  I D =1 5A ;  T j = 25 °C - 6.97 9.1 mΩ
VGS =1 0V ;  I D =1 5A ;  T j = 150 °C;
see Figure 13
- - 12.2 mΩ
VGS =1 0V ;  I D =1 5A ;  T j = 25 °C - 4.92 7 mΩ
RG gate resistance f = 1 MHz - 0.6 1.5 Ω
Dynamic characteristics
QG(tot) total gate charge ID =1 0A ;  V DS =1 2V ;  V GS =4 . 5V ;
see Figure 14; see Figure 15
-1 0 -n C
ID =0A ;  V DS =0V ;  V GS =1 0V - 2 0 - n C
ID =1 0A ;  V DS =1 2V ;  V GS =1 0V ;
see Figure 14; see Figure 15
-2 2 -n C
QGS gate-source charge ID =1 0A ;  V DS =1 2V ;  V GS =4 . 5V ;
see Figure 14; see Figure 15
-3 . 7 -n C
QGS(th) pre-threshold 
gate-source charge
-2 . 1 -n C
QGS(th-pl) post-threshold 
gate-source charge
-1 . 6 -n C
QGD gate-drain charge - 2.9 - nC
VGS(pl) gate-source plateau 
voltage
VDS =1 2V ;  s e e  Figure 14;
see Figure 15
-2 . 6 -V
Ciss input capacitance VDS =1 2V ;  V GS = 0 V; f = 1 MHz; 
Tj =2 5° C ;  s e e  Figure 16
- 1270 - pF
Coss output capacitance - 255 - pF
Crss reverse transfer 
capacitance
- 145 - pF
td(on) turn-on delay time VDS =1 2V ;  R L =0 . 5Ω; VGS =4 . 5V ;  
RG(ext) =4 . 7Ω
-2 4 -n s
tr rise time - 39 - ns
td(off) turn-off delay time - 30 - ns
tf fall time - 11 - nsPSMN7R0-30YL All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
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Source-drain diode
VSD source-drain voltage IS =2 5A ;  V GS =0V ;  T j =2 5° C ;
see Figure 17
- 0.88 1.2 V
trr reverse recovery time IS =2 0A ;  d I S/dt = -100 A/µs; VGS =0V ;  
VDS =2 0V
-3 0 -n s
Qr recovered charge - 22 - nC
Table 6. Characteristics …continued
Tested to JEDEC standards where applicable. 
Symbol Parameter Conditions Min Typ Max Unit
Fig 5. Transfer characteristics: drain current as a 
function of gate-source voltage; typical values
Fig 6. Forward transconductance as a function of 
drain current; typical values
Fig 7. Drain-source on-state resistance as a function 
of gate-source voltage; typical values
Fig 8. Output characteristics: drain current as a 
function of drain-source voltage; typical values
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Fig 9. Input and reverse transfer capacitances as a 
function of gate-source voltage; typical values
Fig 10. Drain-source on-state resistance as a function 
of drain current; typical values
Fig 11. Sub-threshold drain current as a function of 
gate-source voltage
Fig 12. Gate-source threshold voltage as a function of 
junction temperature
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Fig 13. Normalized drain-source on-state resistance 
factor as a function of junction temperature
Fig 14. Gate charge waveform definitions
Fig 15. Gate-source voltage as a function of gate 
charge; typical values
Fig 16. Input, output and reverse transfer capacitances 
as a function of drain-source voltage; typical 
values
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Fig 17. Source (diode forward) current as a function of source-drain (diode forward) voltage; typical values
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7. Package outline
 
Fig 18. Package outline SOT669 (LFPAK)
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8. Revision history
 
Table 7. Revision history
Document ID Release date Data sheet status Change notice Supersedes
PSMN7R0-30YL v.4 20110309 Product data sheet - PSMN7R0-30YL v.3
Modifications: • Various changes to content.
PSMN7R0-30YL v.3 20100104 Product data sheet - PSMN7R0-30YL v.2
PSMN7R0-30YL v.2 20090105 Product data sheet - PSMN7R0-30YL v.1
PSMN7R0-30YL v.1 20081015 Preliminary data sheet - -PSMN7R0-30YL All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
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9. Legal information
9.1 Data sheet status
 
[1] Please consult the most recently issued document before initiating or completing a design.
[2] The term 'short data sheet' is explained in section "Definitions".
[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product 
status information is available on the Internet at URL http://www.nxp.com.
9.2 Definitions
Draft — The document is a draft version only. The content is still under 
internal review and subject to formal approval, which may result in 
modifications or additions. NXP Semiconductors does not give any 
representations or warranties as to the accuracy or completeness of 
information included herein and shall have no liability for the consequences of 
use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet 
with the same product type number(s) and title. A short data sheet is intended 
for quick reference only and should not be relied upon to contain detailed and 
full information. For detailed and full information see the relevant full data 
sheet, which is available on request via the local NXP Semiconductors sales 
office. In case of any inconsistency or conflict with the short data sheet, the 
full data sheet shall prevail.
Product specification — The information and data provided in a Product 
data sheet shall define the specification of the product as agreed between 
NXP Semiconductors and its customer, unless NXP Semiconductors and 
customer have explicitly agreed otherwise in writing. In no event however, 
shall an agreement be valid in which the NXP Semiconductors product is 
deemed to offer functions and qualities beyond those described in the 
Product data sheet.
9.3 Disclaimers
Limited warranty and liability — Information in this document is believed to 
be accurate and reliable. However, NXP Semiconductors does not give any 
representations or warranties, expressed or implied, as to the accuracy or 
completeness of such information and shall have no liability for the 
consequences of use of such information.
 In no event shall NXP Semiconductors be liable for any indirect, incidental, 
punitive, special or consequential damages (including - without limitation - lost 
profits, lost savings, business interruption, costs related to the removal or 
replacement of any products or rework charges) whether or not such 
damages are based on tort (including negligence), warranty, breach of 
contract or any other legal theory.
Notwithstanding any damages that customer might incur for any reason 
whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards 
customer for the products described herein shall be limited in accordance 
with the Terms and conditions of commercial sale of NXP Semiconductors.
Right to make changes — NXP Semiconductors reserves the right to make 
changes to information published in this document, including without 
limitation specifications and product descriptions, at any time and without 
notice. This document supersedes and replaces all information supplied prior 
to the publication hereof.
Suitability for use — NXP Semiconductors products are not designed, 
authorized or warranted to be suitable for use in life support, life-critical or 
safety-critical systems or equipment, nor in applications where failure or 
malfunction of an NXP Semiconductors product can reasonably be expected 
to result in personal injury, death or severe property or environmental 
damage. NXP Semiconductors accepts no liability for inclusion and/or use of 
NXP Semiconductors products in such equipment or applications and 
therefore such inclusion and/or use is at the customer’s own risk.
Quick reference data — The Quick reference data is an extract of the 
product data given in the Limiting values and Characteristics sections of this 
document, and as such is not complete, exhaustive or legally binding.
Applications — Applications that are described herein for any of these 
products are for illustrative purposes only. NXP Semiconductors makes no 
representation or warranty that such applications will be suitable for the 
specified use without further testing or modification.
Customers are responsible for the design and operation of their applications 
and products using NXP Semiconductors products, and NXP Semiconductors 
accepts no liability for any assistance with applications or customer product 
design. It is customer’s sole responsibility to determine whether the NXP 
Semiconductors product is suitable and fit for the customer’s applications and 
products planned, as well as for the planned application and use of 
customer’s third party customer(s). Customers should provide appropriate 
design and operating safeguards to minimize the risks associated with their 
applications and products.
NXP Semiconductors does not accept any liability related to any default, 
damage, costs or problem which is based on any weakness or default in the 
customer’s applications or products, or the application or use by customer’s 
third party customer(s). Customer is responsible for doing all necessary 
testing for the customer’s applications and products using NXP 
Semiconductors products in order to avoid a default of the applications and 
the products or of the application or use by customer’s third party 
customer(s). NXP does not accept any liability in this respect.
Limiting values — Stress above one or more limiting values (as defined in 
the Absolute Maximum Ratings System of IEC 60134) will cause permanent 
damage to the device. Limiting values are stress ratings only and (proper) 
operation of the device at these or any other conditions above those given in 
the Recommended operating conditions section (if present) or the 
Characteristics sections of this document is not warranted. Constant or 
repeated exposure to limiting values will permanently and irreversibly affect 
the quality and reliability of the device.
Terms and conditions of commercial sale — NXP Semiconductors 
products are sold subject to the general terms and conditions of commercial 
sale, as published at http://www.nxp.com/profile/terms, unless otherwise 
agreed in a valid written individual agreement. In case an individual 
agreement is concluded only the terms and conditions of the respective 
 Document status [1] [2]   Product status [3]   Definition 
 Objective [short] data sheet   Development   This document contains data from the objective specification for product development. 
 Preliminary [short] data sheet   Qualification   This document contains data from the preliminary specification. 
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agreement shall apply. NXP Semiconductors hereby expressly objects to 
applying the customer’s general terms and conditions with regard to the 
purchase of NXP Semiconductors products by customer.
No offer to sell or license — Nothing in this document may be interpreted or 
construed as an offer to sell products that is open for acceptance or the grant, 
conveyance or implication of any license under any copyrights, patents or 
other industrial or intellectual property rights.
Export control — This document as well as the item(s) described herein may 
be subject to export control regulations. Export might require a prior 
authorization from national authorities.
Non-automotive qualified products — Unless this data sheet expressly 
states that this specific NXP Semiconductors product is automotive qualified, 
the product is not suitable for automotive use. It is neither qualified nor tested 
in accordance with automotive testing or application requirements. NXP 
Semiconductors accepts no liability for inclusion and/or use of 
non-automotive qualified products in automotive equipment or applications.
In the event that customer uses the product for design-in and use in 
automotive applications to automotive specifications and standards, customer 
(a) shall use the product without NXP Semiconductors’ warranty of the 
product for such automotive applications, use and specifications, and (b) 
whenever customer uses the product for automotive applications beyond 
NXP Semiconductors’ specifications such use shall be solely at customer’s 
own risk, and (c) customer fully indemnifies NXP Semiconductors for any 
liability, damages or failed product claims resulting from customer design and 
use of the product for automotive applications beyond NXP Semiconductors’ 
standard warranty and NXP Semiconductors’ product specifications.
9.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks 
are the property of their respective owners.
Adelante, Bitport, Bitsound, CoolFlux, CoReUse, DESFire, EZ-HV, 
FabKey, GreenChip, HiPerSmart, HITAG, I²C-bus logo, ICODE, I-CODE, 
ITEC, Labelution, MIFARE, MIFARE Plus, MIFARE Ultralight, MoReUse, 
QLPAK, Silicon Tuner, SiliconMAX, SmartXA, STARplug, TOPFET, 
TrenchMOS, TriMedia and UCODE — are trademarks of NXP B.V.
HD Radio and HD Radio logo — are trademarks of iBiquity Digital 
Corporation.
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